
EE 330 Lecture 19

Bipolar Device Operation and Modeling

Exam Schedule

Exam 2 will be given on Friday March 11 Exam 3 will be given on Friday April 15




As a courtesy to fellow classmates, TAs, and the instructor

Wearing of masks during lectures and in the laboratories for this course would be appreciated irrespective of vaccination status

Review from last lecture


TABLE 2B.1
Process scenario of major process steps in typical n-well CMOS process^a

1. 2.	Clean wafer GROW THIN OXIDE	
3.		
	Apply photoresist PATTERN n-well	(MASK #1)
4.		(MASK #1)
5.	Develop photoresist	
6.	Deposit and diffus n-type impurities	
7.	Strip photoresist	
8.	Strip thin oxide	
9.	Grow thin oxide	
10.	Apply layer of Si ₃ N ₄	
11.	Apply photoresist	accord the
12.	PATTERN Si ₃ N ₄ (active area definition)	(MASK #2)
13.	Develop photoresist	
14.	Etch Si ₃ N ₄	
15.	Strip photoresist	
	Optional field threshold voltage adjust	
	A.1 Apply photoresist	.,
	A.2 PATTERN ANTIMOAT IN SUBSTRATE	(MASK #A1)
	A.3 Develop photoresist	
	A.4 FIELD IMPLANT p-type)	
	A.5 Strip photoresist	
16.	GROW FIELD OXIDE	
17.	Strip Si ₃ N ₄	
18.	Strip thin oxide	
19.	GROW GATE OXIDE	
20.	POLYSILICON DEPOSITION (POLY I)	
21.	Apply photoresist	
22.	PATTERN POLYSILICON	(MASK #3)
23.	Develop photoresist	,
24.	ETCH POLYSILICON	
	21 V1 1 V V V V V V V V V V V V V V V V	




Review from last lecture

Metal Mask



A-A' Section



B-B' Section

Review from last lecture

Should now know what you can do in this process !!

Can metal connect to active?

Can metal connect to substrate when on top of field oxide?

How can metal be connected to substrate?

Can poly be connected to active under gate?

Can poly be connected to active any place?

Can metal be placed under poly to isolate it from bulk?


Can metal 2 be connected directly to active?

Can metal 2 be connected to metal 1?

Can metal 2 pass under metal 1?

Could a process be created that will result in an answer of YES to most of above?

How does the inverter delay compare between a 0.5u process and a 0.18u process?



RUN: T91T

TECHNOLOGY: SCN05

VENDOR: AMIS

EATURE SIZE: 0.5 microns

Run type: SKD

INTRODUCTION: This report contains the lot average results obtained by MOSIS from measurements of MOSIS test structures on each wafer of this fabrication lot. SPICE parameters obtained from similar measurements on a selected wafer are also attached.

COMMENTS: American Microsystems, Inc. C5

TRANSISTOR PARAMETERS	W/L	N-CHANNEL	P-CHANNEL	UNITS
MINIMUM Vth	3.0/0.6	0.81	-0.92	volts
SHORT Idss Vth Vpt	20.0/0.6	466 0.69 12.7	-250 -0.89 -11.7	uA/um volts volts
WIDE Ids0	20.0/0.6	< 2.5	< 2.5	pA/um
LARGE Vth Vjbkd Ijlk Gamma	20.0/20.0	0.71 8.8 <50.0 0.44	-0.94 -11.7 <50.0 0.57	volts volts pA V^0.5
K' (Uo*Cox/2) Low-field Mobility		54.8 434.84	-19.7 156.32	uA/V^2 cm^2/V*s

PROCESS PARAMETERS Sheet Resistance Contact Resistance Gate Oxide Thickness	N+ 85.3 59.6 137	P+ 111.2 145.4	POLY 22.4 17.9	PLY2_HR 1033	М1 0.09	UNITS ohms/sq ohms angstroms
CAPACITANCE PARAMETERS Area (substrate) Area (N+active) Area (P+active)	ท+ 443	P+ 745	POLY 102 2518 2441	POLY2	м1	UNITS aF/um^2 aF/um^2 aF/um^2
Area (poly)				896	61	aF/um^2
CIRCUIT PARAMETERS Ring Oscillator Freq.			UNIT	rs		
DIV256 (31-stg,5.0V) Ring Oscillator Power	94	94.47 MHz				
DIV256 (31-stg,5.0V)		0.48 uW/MHz/gate				

MOSIS WAFER ACCEPTANCE TESTS

RUN: T4BK (MM_NON-EPI_THK-MTL)

TECHNOLOGY: SCN018 FEATURE SIZE: 0.18 microns

INTRODUCTION: This report contains the lot average results obtained by MOSIS

from measurements of MOSIS test structures on each wafer of this fabrication lot. SPICE parameters obtained from similar

VENDOR: TSMC

measurements on a selected wafer are also attached.

COMMENTS: DSCN6M018_TSMC


TRANSISTOR PARAMETERS	W/L	N-CHANNEL	P-CHANNEL	UNITS
MINIMUM	0.27/0.18			
Vth		0.50	-0.53	volts
SHORT	20.0/0.18			
Idss		571	-266	uA/um
Vth		0.51	-0.53	volts
Vpt		4.7	-5.5	volts
WIDE	20.0/0.18			
Ids0		22.0	-5.6	pA/um
LARGE	50/50			
Vth		0.42	-0.41	volts
Vjbkd		3.1	-4.1	volts
Ijlk		<50.0	<50.0	рΑ
K' (Uo*Cox/2)		171.8	-36.3	uA/V^2
Low-field Mobility		398.02	84.10	cm^2/V*s

CAPACITANCE PARAMETERS Area (substrate) Area (N+active) Area (P+active) Area (poly) Area (metal1) Area (metal2)		P+ POLY 1152 103 8566 8324	39 54	19 21 18	13 14 10 16	9 11 7 10 15	8 10 6 7 9	3 9 5 5 7	R_W	D_N_W 129	M5P	N_W 127	UNITS aF/um^2 aF/um^2 aF/um^2 aF/um^2 aF/um^2 aF/um^2
Area (metal3) Area (metal4) Area (metal5) Area (r well) Area (d well) Area (no well) Fringe (substrate)	987 139 244	201	18	61	55	40	37	9 14 36	574		1003		aF/um^2 aF/um^2 aF/um^2 aF/um^2 aF/um^2 aF/um
Fringe (poly) Fringe (metal1) Fringe (metal2) Fringe (metal3) Fringe (metal4) Fringe (metal5) Overlap (P+active)		652		39	29 35	2437	21 23 27 34	21 24					aF/um aF/um aF/um aF/um aF/um aF/um aF/um
CIRCUIT PARAMETERS Inverters		632 K			ı	UNIT	ΓS						ai / uiii
Vinv Vinv Vol (100 uA) Voh (100 uA) Vinv		1.0 1.5 2.0 2.0 2.0	(0.78 0.08	3 · 3 ·	volt volt volt volt	ts ts ts						
Gain Ring Oscillator Freq. D1024_THK (31-stg.3. DIV1024 (31-stg,1.8V Ring Oscillator Power D1024_THK (31-stg.3.) ´ 3V)	2.0	33; 40;	3.33 8.22 2.84 3.03	2 4 I 7	MHz MHz uW/N							
DIV1024 (31-stg,1.8V				0.02		uW/N							

How does the inverter delay compare between a 0.5u process and a 0.18u process?

Feature	0.5	0.18	Units
Vtn	0.81	0.5	V
Vtp	-0.92	-0.53	V
uCoxn	109.6	344	uA/V^2
иСохр	39.4	72.6	uA/V^2
Сох	2.51	8.5	fF/µm^2
Vdd	5	1.8	V
fosc-31	94.5	402.8	MHz

Assume n-channel and p-channel devices with L=Lmin, W=1.5Lmin



Note 0.18u process is much faster than 0.5u process

3.26

223

psec

GHz

5.38

123

Some scale even faster

TLH

Basic Devices and Device Models

- Resistor
- Diode
- Capacitor
- MOSFET

BJT

Lets pick up a discussion of Technology Files before moving to BJT

Return to basic devices!

Basic Devices and Device Models


- Resistor
- Diode
- Capacitor
- MOSFET




Bipolar Junction Transistors

- Operation
- Modeling

Carriers in Doped Semiconductors



Carriers in Doped Semiconductors




Current carriers are <u>dominantly</u> holes Small number of electrons are short-term carriers


Carriers in Doped Semiconductors

	Majority Carriers	Minority Carriers				
n-type	electrons	holes				
p-type	holes	electrons				

Consider n-channel MOSFET




Triode Region



Triode Region


Carriers in electrically induced n-channel are electrons

Consider p-channel MOSFET



Triode Region

Consider p-channel MOSFET




Triode Region

Carriers in electrically induced p-channel are holes




Carriers in channel of MOS transistors are Majority carriers


Bipolar Transistors





With proper doping and device sizing these form Bipolar Transistors

Bipolar Transistors










Consider npn transistor – Forward Active Operation



Under **forward BE bias** current flow into base and out of emitter

Current flow is governed by the diode equation


Carriers in emitter are electrons (majority carriers)

When electrons pass into the base they become minority carriers

Quickly recombine with holes to create holes in base region

Dominant current flow in base is holes (majority carriers)

Bipolar Operation Consider npn transistor – Forward Active Operation




Under forward BE bias and reverse BC bias current flows into base region

Carriers in emitter are electrons (majority carriers)

When electrons pass into the base they become minority carriers


When minority carriers are present in the base they can be attracted to collector

Bipolar Operation Consider npn transistor – Forward Active Operation




If no force on electron is applied by collector, electron will contribute to base current

Consider npn transistor – Forward Active Operation




If no force on electron is applied by collector, electron will contribute to base current Electron will recombine with a hole so dominant current flow in base will be by majority carriers

Consider npn transistor – Forward Active Operation




When minority carriers are present in the base they can be attracted to collector with reverse-bias of BC junction and can move across BC junction

Consider npn transistor – Forward Active Operation




When minority carriers are present in the base they can be attracted to collector with reverse-bias of BC junction and can move across BC junction

Will contribute to collector current flow as majority carriers




Consider npn transistor – Forward Active Operation



Some will recombine with holes and contribute to base current and some will be attracted across BC junction and contribute to collector

Size and thickness of base region and relative doping levels will play key role in percent of minority carriers injected into base contributing to collector current

Consider npn transistor – Forward Active operation



Under forward BE bias and reverse BC bias current flows into base region


Carriers in emitter are electrons (majority carriers)

When electrons pass into the base they become minority carriers

When minority carriers are present in the base they can be attracted to collector

Minority carriers either recombine with holes and contribute to base current or are attracted into collector region and contribute to collector current

Consider npn transistor – Forward Active operation



Minority carriers either recombine with holes and contribute to base current or are attracted into collector region and contribute to collector current


If most of the minority carriers are attracted to collector, $\left|I_{c}\right|\simeq\left|I_{E}\right|$ Thus $I_{B}\text{<<}I_{C}$

Implications of this observation?

If input to device is I_B and output is I_C, the BJT will behave as a current amplifier with large current gain!! This was the key observation by Bell Labs in 1948!!

Bipolar Operation


Consider npn transistor - Forward Active Operation



Under forward BE bias and reverse BC bias current flows into base region


- Efficiency at which minority carriers injected into base region and contribute to collector current is termed α
- α is always less than 1 but for a good transistor, it is very close to 1
- For good transistors $.99 < \alpha < .999$
- Making the base region very thin makes α large

Bipolar Transistors



- principle of operation of pnp and npn transistors are the same
- minority carriers in base of pnp are holes
- npn usually have modestly superior properties because mobility of electrons is larger than mobility of holes


Bipolar Operation Consider npn transistor – Forward Active Operation




In contrast to MOS devices where current flow in channel is by majority carriers, current flow in the critical base region of bipolar transistors is by minority carriers

Bipolar Operation

Consider npn transistor – Forward Active Operation





$$I_{C} + I_{B} = -I_{E}$$

$$I_{C} = -\alpha I_{E}$$

$$I_{C} = \frac{\alpha}{1 - \alpha} I_{B}$$


$$\beta = \frac{\alpha}{1 - \alpha}$$

β is typically very large often 50<β<999

$$I_{C} = \beta I_{B}$$

Bipolar Operation

Consider npn transistor – Forward Active Operation



β is typically very large

Bipolar transistor can be thought of a current amplifier with a large current gain In contrast, MOS transistor is inherently a tramsconductance amplifier

Current flow in base is governed by the diode equation $I_{a} = \widetilde{I}_{c} e^{\frac{V_{BE}}{V_{t}}}$


Collector current thus varies exponentially with V_{BE}

$$I_{B} = I_{S}e^{-\frac{V_{BE}}{V_{t}}}$$

$$I_{C} = \beta \widetilde{I}_{S}e^{\frac{V_{BE}}{V_{t}}}$$

Preliminary Comparison of MOSFET and BJT


(Saturation vs Forward Active)



- The BJT I/O relationship is exponential in contrast to square-law for MOSFET
- Provides a very large "gain" for the BJT (assuming input is voltage and output is current)
- This property is very useful for many applications

Bipolar Models

Simple dc Model



Following convention, pick I_C and I_B as dependent variables and V_{EE} and V_{CE} as independent variables


Consider npn transistor – Forward Active Operation

Summary:

$$I_{B} = \widetilde{I}_{S} e^{\frac{V_{BE}}{V_{t}}}$$

$$I_{C} = \beta \widetilde{I}_{S} e^{\frac{V_{BE}}{V_{t}}}$$

$$V_{t} = \frac{kT}{a}$$



This has the properties we are looking for but the variables we used in introducing these relationships are not standard

It can be shown that \widetilde{I}_S is proportional to the emitter area A_E

Define J_s by $\widetilde{I}_s = \beta^{-1} J_s A_e$ and substitute this into the above equations

npn transistor - Forward Active Operation

$$\mathbf{I}_{B} = \widetilde{I}_{S} \mathbf{e}^{\frac{V_{BE}}{V_{t}}}$$

$$\mathbf{I}_{C} = \widetilde{\beta}\widetilde{I}_{S} \mathbf{e}^{\frac{V_{BE}}{V_{t}}}$$

$$\mathbf{I}_{C} = \mathbf{J}_{S} \mathbf{A}_{E} \mathbf{e}^{\frac{V_{BE}}{V_{t}}}$$

$$\mathbf{I}_{C} = \mathbf{J}_{S} \mathbf{A}_{E} \mathbf{e}^{\frac{V_{BE}}{V_{t}}}$$

$$\mathbf{I}_{C} = \mathbf{J}_{S} \mathbf{A}_{E} \mathbf{e}^{\frac{V_{BE}}{V_{t}}}$$

$$\mathbf{V}_{t} = \frac{\mathbf{k}T}{\mathbf{q}}$$

$$\mathbf{V}_{t} = \frac{\mathbf{k}T}{\mathbf{q}}$$

J_S is termed the saturation current density

Process Parameters : J_S, β

Design Parameters: A_E

Environmental parameters and physical constants: k,T,q

At room temperature, V_t is around 26mV

J_S very small – around .25fA/u² at room temperature

npn transistor - Forward Active Operation

$$I_{B} = \frac{J_{S}A_{E}}{\beta}e^{\frac{V_{BE}}{V_{t}}}$$

$$I_{C} = J_{S}A_{E}e^{\frac{V_{BE}}{V_{t}}}$$

$$V_{t} = \frac{kT}{\alpha}$$

As with the diode, the parameter J_S is highly temperature dependent

$$\mathbf{J}_{s} = \mathbf{J}_{sx} \left[\mathbf{T}^{m} \mathbf{e}^{\frac{-\mathbf{V}_{co}}{\mathbf{V}_{t}}} \right]$$

Typical values for parameters: $J_{SX}=20\text{mA/}\mu^2$, $V_{G0}=1.17\text{V}$, m=2.3


The parameter β is also somewhat temperature dependent but much weaker temperature dependence than J_{SX} .

Transfer Characteristics

npn transistor – Forward Active Operation

$$J_S = .25fA/u^2$$

 $A_E = 400u^2$




 V_{BE} close to 0.6V for a two decade change in I_{C} around 1mA

Transfer Characteristics

npn transistor – Forward Active Operation


$$J_S$$
=.25fA/u²
A_E=400u²




V_{BE} close to 0.6V for a four decade change in I_C around 1mA

npn transistor - Forward Active Operation


Output Characteristics



Better Model of Output Characteristics



Typical Output Characteristics



Forward Active region of BJT is analogous to Saturation region of MOSFET Saturation region of BJT is analogous to Triode region of MOSFET



Stay Safe and Stay Healthy!

End of Lecture 19